Digital Logic Design Using Verilog
Coding and RTL Synthesis
Buch in deiner Nähe kaufen
Beschreibung
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.
Consists of practical scenarios and issues that are helpful to students and professionals Covers case studies using Verilog and use of Verilog to implement the ASIC and FPGA based designs Provides over 200 practical examples Request lecturer material: sn.pub/lecturer-material
Autor*in
Vaibbhav Taraate
Themen in »Digital Logic Design Using Verilog«
Verilog Digital Design FSM Multiple Clock Domain Low Power Design