Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs

Beschreibung

Autor*in

Daniel Ziener

Stimmen zu »Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs«

Details

Link teilen