Testing Time - Time to Test? – Using Formal Methods for the Timing Analysis of Digital Circuits. Design, Test and Verification of Embedded Systems Vol. 5

Beschreibung

Autor*in

Matthias Sauer

Themen in »Testing Time - Time to Test? – Using Formal Methods for the Timing Analysis of Digital Circuits. Design, Test and Verification of Embedded Systems Vol. 5«

Formale Methoden Test digitaler Schaltkreise Timing Analysis Verzögerungs Test

Stimmen zu »Testing Time - Time to Test? – Using Formal Methods for the Timing Analysis of Digital Circuits. Design, Test and Verification of Embedded Systems Vol. 5«

Details

Link teilen