High Performance Embedded Architectures and Compilers
5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings
Buch in deiner Nähe kaufen
Beschreibung
This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010.
The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.
This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.
Autor*in
Yale N. Patt
Themen in »High Performance Embedded Architectures and Compilers«
CMP Computer Online Scheduling code compression communication systems compilation compiler optimizations compiler techniques complexity data affinity domain-specific language embedded systems high performance software load balancing