Karen Yorav
SAT-based verification algorithms algorithms automata classification of hardware bugs concurrency tes design for verifiability equivalence checking formal verification formal verification methods high-level stimuli generation model checking semantics simulation-based verification static analysis verification