Low-Power Design and Power-Aware Verification
Buch in deiner Nähe kaufen
Beschreibung
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base.
LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination.
The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the r
egister transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers.
Complete Low-power design and verification engineering reference book – Required by a wide range of audience – verification engineer, design engineer, engineering policy maker, EDA tool developer, academic researcher and senior students (undergrad/grad) of computer science, electrical engineering, etc. Contents are exhaustive and up to date – one-stop resource for all audience Step-by-step approach with basic to advanced level explanation and example – easily acceptable for beginner to advanced user Includes supplementary material: sn.pub/extras
Autor*in
Progyna Khondkar
Themen in »Low-Power Design and Power-Aware Verification«
Silicon Engineering Low Power Design Power Aware Verification Unified Power Format (UPF) Static Verification Dynamic Verification Chip Design