Logic Synthesis and Verification Algorithms

Beschreibung

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students.
Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics.
A unique feature of this text is the large collection of solved problems.
Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.

Autor*in

Gary D. Hachtel

Themen in »Logic Synthesis and Verification Algorithms«

Automat Boolean algebra VLSI algorithms automata formal verification logic verification

Stimmen zu »Logic Synthesis and Verification Algorithms«

Details

Link teilen