CMOS PLL Synthesizers: Analysis and Design

Beschreibung

CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state of the art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is implemented in 0.35mm CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which elegantly tackle speed and integration bottlenecks of PLL synthesizer.

This book is useful as a PLL synthesizer manual for both academic researchers and industry design engineers.

This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly. This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.

Autor*in

Keliu Shu

Themen in »CMOS PLL Synthesizers: Analysis and Design«

CMOS PLL Phase filter fractional-N synthesizer loop capacitance multiplier phase-switching prescaler sigma-delta modulator

Stimmen zu »CMOS PLL Synthesizers: Analysis and Design«

Details

Link teilen